
DP Benchmarking On Arm NFV Data Plane Benchmarking @ ONS

Brian Brooks <brian.brooks@arm.com> Tina Tsou <tina.tsou@arm.com> Sirshak Das <sirshak.das@arm.com>

NA '18

Use Case





Tracing Packets

How does the packet traverse the graph?


00:19:59:168489: mrvl-pp2-input pp2: mv-ppio0/0 (1) next-node ethernet-input l3_offset 16 (0x10) ip_hdlen 5 ec 2 es 0 pool_id 8 hwf_sync 0 l4_chk_ok 0 ip frg 0 ipv4 hdr err 1 l4 info 0 l3 info 0 buf header 0 lookup id 28 (0x1c) cpu code 0 pppoe 0 l3 cast info 0 l2 cast info 0 vlan info 0 byte count 62 (0x3e) gem port id 0 color 0 gop sop u 0 key hash enable 0 l4chk 56856 (0xde18) timestamp 0 buf phys ptr lo 861104320 (0x335368c0) buf phys ptr hi 1 key hash 13215410 (0xc9a6b2) buf_virt_ptr_lo 249248 (0x3cda0) buf_virt_ptr_hi 0 buf_qset_no 0 buf_type 0 mod dscp 0 mod pri 0 mdscp 0 mpri 0 mgpid 1 port num 0 00:19:59:168555: ethernet-input RESERVED: 3c:fd:fe:12:26:e0 -> 00:51:82:11:22:00 00:19:59:168588: l2-input l2-input: sw if index 1 dst 00:51:82:11:22:00 src 3c:fd:fe:12:26:e0 00:19:59:168598: l2-output l2-output: sw if index 2 dst 00:51:82:11:22:00 src 3c:fd:fe:12:26:e0 data ff ff 0a aa aa aa aa aa aa 00:19:59:168605: mv-ppio1/0-output mv-ppio1/0 RESERVED: 3c:fd:fe:12:26:e0 -> 00:51:82:11:22:00

Runtime Clocks		ARMv8 Ge	eneric Timer			
				Not CPU o	clock cycles!	
vpp# show run		+ 100	10.00	256 00		
Time 125.1, average vectors/			· · · · · · · · · · · · · · · · · · ·	256.00	\bigvee	
vector rates in 2.5052e6,				Cuencado	Claska	
Name	State	Calls	Vectors	Suspends	Clocks	Vectors/Call
acl-plugin-fa-cleaner-proces	s event wait	Θ	0	1	1.10e2	0.00
 dns-resolver-process	any wait	0	Θ	1	4.30e1	
ethernet-input	active	1224065	313360152	0	1.54e0 -	62ns 99
fib-walk	any wait	1224005	0	63	7.37e1	0.00
11D-walk	any wart	0	0	05	7.5701	0.00
 ip6-reassembly-expire-walk	any wait	Θ	Θ	13	6.49e1	0.00
l2-input	active	1224065	313360152	0	4.25e-1	17ns 🙀
l2-output	active	1224065	313360152	0	2.28e-1	0.255.99
			010000101	· ·	21200 2	9ns
mrvl-pp2-input	polling	47489276	313360408	Θ	3.87e0-	155-6.59
mv-ppio0/0-output	active	1	1	Θ	2.20e1	155ns
mv-ppio0/0-tx	active	1	1	Θ	4.80e1	00
mv-ppio1/0-output	active	1224064	313360151	0	1.75e-1-	7ns 🙀
mv-ppio1/0-tx	active	1224064	313360151	0	1.27e0-	F1 255.99
nat-det-expire-walk	done	1	Θ	Θ	3.40e1	51ns
unix-cli \$ dmesg grep M	H ₇ active					0.00
unix-epo 0.000000] A	polling					0.00

4 © 2018 Arm Limited

arm


Batch Size



arm

1024


Identifying Hotspots






Dual-loop Explained

```
void go_go_go(int *from, size_t num)
{
    while (num \geq 4)
    ł
        p0 = get_packet(from[0]);
        p1 = get_packet(from[1]);
        p2 = get_packet(from[2]);
        p3 = get_packet(from[3]);
        prefetch(p2->data);
        prefetch(p3->data);
        process(p0);
        process(p1);
        from += 2; num -= 2;
    while (num > 0)
    ſ
                     Loop unrolled twice
        // ...
                    Loop body interleaved
}
                  Prefetch 1 iteration ahead
```



I/O Memory Latency



→2p2660v4 →armada8040





Tuning Prefetches

Dual Loop			
Stride	Mpps	Clocks	
+1	3.47	1.53e0 、	
+2	3.74	1.13e0	
+3	3.82	1.03e0	
+4	3.78	1.04e0	
+5	3.76	1.04e0	



Single Loop			
Stride	Mpps	Clocks	
+1	3.33	1.85e0	
61ns	3.48	1.49e0	
+3	3.62	1.29e0	
+4	3.62	1.18e0	
+5	3.75	1.10e0	
+6	3.77	1.05e0	
+7	3.77	1.03e0	
+8	3.78	1.03e0	
+9	3.77	1.04e0	
+10	3.75	1.06e0	





Orm

9 © 2018 Arm Limited


Avoiding Bottlenecks

"The L1 memory system is non-blocking and supports hit-under-miss. For Normal 1.57 memory, up to six 64-byte cache line 0.25 requests can be outstanding at a time. While those requests are waiting for memory, loads to different cache lines can 0.67 0.41 hit the cache and return their data." 1.02 1.20 ARM® Cortex®-A72 MPCore Processor Technical Reference Manual 2.37 21.62 2.95


Prefetching combined with loop unrolling is demanding! Load Store Unit busy? 0.52 0.70

add	x5, x1,
prfm	pldl1keep, [x1]
mov	x1, x9
prfm	pldl1keep, [x2]
add	x6, x2,
add	x8, x4,
ubfiz	x2, x1, #6, #32
add	x7, x3,
prfm	pldl1keep, [x4]
prfm	pstl1keep, [x6]
prfm	pldl1keep, [x3]
prfm	pstl1keep, [x8]
prfm	pstl1keep, [x7]
prfm	pstl1keep, [x5]
add	x5, x20,
ldrsh	x15, [x2,x0]
ldr	x3, [x27,#384]

Types of Data Accesses



Frame Size	Vector (4B)	Descriptor (32B)	Buffer (128B)
64	.25KB	2KB	8KB
128	.5KB	4KB	16KB
256	1KB	8KB	32KB
512	2KB	16KB	64KB



Initial Remarks

Observations

- Most hotspots are memory accesses
- Software-defined data placement consumes processing cycles
- Unintentionally ordering memory accesses can slow the system down
- Compiler may fuse loops which alters memory access pattern from original program order

Further Directions

- Leverage PMU data
- Compiler and C library versions
- Multicore scaling
- Platforms
 - Cavium, Huawei, Qualcomm, ...

Preliminary Results

64B packet – single flow – single core



arm



Workload Scale	Performance Analysis	Software	
CSIT		Upstream	
	Hotspot & Bottleneck Identification	Libraries	
		OS	
		Toolchain	
FD.io Lab		Hardware	
	Tuning & Optimization	Processors	
		I/O	
		Accelerators	



- Workload Scale
 - Continue integration of Arm-based platforms into FD.io lab
 - Adopt and run CSIT on a diverse range of machines and topologies
- Performance Analysis
 - Distill critical runtime components affecting performance
 - Identify solutions to hotspots and/or bottlenecks
- Upstream
 - Integrate solutions back into open source

Thank You! Danke! Merci! 谢谢! ありがとう! **Gracias!** Kiitos! 감사합니다 धन्यवाद

arm

gcc (Ubuntu/Linaro 5.4.0-6ubuntu1~16.04.9) 5.4.0 20160609

ldd (Ubuntu GLIBC 2.23-0ubuntu10) 2.23

\$ cat /proc/cmdline console=ttyS0,115200 root=/dev/sda1 rw

\$ cat /sys/kernel/mm/hugepages/hugepages-2048kB/nr_hugepages 16

\$ lscpu			
Architecture:	aarch64		
Byte Order:	Little Endian		
CPU(s):	4		
On-line CPU(s) list:	0-3		
Thread(s) per core:	1		
Core(s) per socket:	2		
Socket(s):	2		
CPU max MHz:	2000.0000		
CPU min MHz:	100.0000		
Hypervisor vendor:	(null)		
Virtualization type:	full		

"Debugging is the act of asking questions and answering them, not guessing what the answer is.

You want to form questions, not hypotheses. Answers to questions constrain hypotheses.

We repeat this process. Specific questions.. Specific answers.. More specific questions.. More specific answers.. And then.. that 'hypothetical leap' is often not a leap at all. It's a step across a puddle.

That is how we debug. We debug by having the cycle of questions and answers.

We are not magicians. We are the wizard of Oz sweating behind a curtain frenetically turning a crank trying to figure out the problem."

Bryan Cantrill

Debugging Under Fire: Keep your Head when Systems have Lost their Mind